Namw gap IV-VI [badcbalcogenides like Pbl-dn& and PbTe] layers grown epitaxially on silicon(1 I 1) substrates by mol&:beam epitaxy exhibit high W t y despite-the large lattice and thennal expansion mismatch. A CoF2 bufferlayer is em$oyed for compatibility. Due to easy glide of misfit dislocations in the IV-VI layers, t h e d l strains relq even at cryogenic temperatures and after many tempemhue cyclings. The bighpehittivities of the IV-rn layers effectively shield the electric fidds from charged defects. Higher quality devices &e obtained from lower quality material; at variance to narrow gap 11-VI and III-V compounds. Material characterisation ind sensor array properties have been reviewed. Schottky barrier or p-n+ sensor arrays have been delineated using standard photolithography. At low temperatures, the sensitivities are limited by defects, mainly dislocations, and the device performance is predicted by the dislocation density. At higher tempcratnres, the ultimate theoretical sensitivity is obtained with Schottky barrier devices despite large mismatch and withonly 3 thickness ofthe layers. First chcpcterisations of a 96 x 128 array on P silicon substmte co&inb;g the read-out c,ircuits show that the concept is functional and gives high yield.
INTRODUCTION
have to be cooled during operation to suppress Thermal imaging 1s performed in the 3 pm-5 pm mid-wavelength infrared (MWIR) and 8 pm-12 p m long-wavelength Infrared (LWIR) atmospheric windows. IR sensor arrays for thermal imaging applications can be d~vided into two classes: (i) Microbolometer arrays operating at room temperature have many applications at a 30 msframe rate and optlcs with lowf-numbers', and (li) electronic sensors offer much higher speed and are suited for telescope optlcs ( w h~c h cannot be fabricated with low f-numbers), but the sensors noise.
Electronic sensors fabricated i n nanow gap semiconductors (NGSs) exhibit the highest sensitivity a t a given operating temperature2. However, the challenge remains to maintain this sensitivity in the whole imaging system. One of the popular sensor :material, CMT (Cdl.,HgxTe) with tunable band gap covering. the MWIR and LWIR, needs a very difficult and expensive technology. Therefore, techniques like quantum well infrared photodetectors3, (QWIPs) fabricated in AIGaAsl GaAs are becoming widely used as an easier alternative, but with near-equal properties as CMT if compared at the system level.
For 2-D IR arrays, an hybrid structure is employed in most cases: The NGS or QWIP chip containing the sensors is mated to a silicon read-out chip in a manner that each individual sensor pixel is electrically connected with an indium bump to the silicon read-out circuit (ROIC). For arrays up to TV resolution, the number of bonds become rather high. In addition, due to the thermal expansion mismatch between the sensor chip (fabricated onto non-silicon material) and silicon, the size of such focal plane arrays (FPAs) is restricted to 10 mm linear dimensions; otherwise, bumps at the edges might break on cooling to the (typical 80K) operating temperature4.
Growing the IR sensitive layers directly on silicon would lead to much simpler and less expensive monolithic hetero-epitaxial structures. The silicon substrate serves as a rigid support for the NGS layer and may even contain active read-out electronics. No expensive and fragile bulk compound semiconductor substrates like Cdl.JnZn,Te (for the CMT technology) are needed.
This review paper covers the growth of narrow gap lead chalcogenide layers grown epitaxially onto silicon substrates, and the fabrication of IR sensor arrays in the narrow gap layers like Pbl.,Sn,Te or Pbl.JnSn,Se. The arrays are of the photovoltaic type and intended for MWIR and LWIR applications. The growth of the layers by MBE using a CaF2 buffer layer for compatibility and relaxation of thermal strains due to the difference of thermal expansion in the NGS and the silicon relax due to glide of dislocations have been described. Photovoltaic sensor arrays are fabricated either as metal-semiconductor or p-n junctions, and their properties and correlation with dislocation densities have been described. A 2-D array with 96 x 128 pixels on an active silicon substrate has been recently completed, and the first characterisations of this hetero epitaxial, but monolithic IR chip is presented.
Collot, et al. have grown epitaxial PbSe'on CaF21Si(l 1 1), too, and fabricated Schottky barrier sensorsS in the layers. A p-n junction with PbTe on CaFz-BaFziSi(ll1) was first demonstrated by ~o s c h e t t i~, et al. Due to the rather large compositional stability range of the IV-VI layers, the lowest carrier concentrations which can be obtained reproducibly in uncompensated materials are as large as 10"cm~'. These rather high concentrations arc a reason, why no single crystal photoconductive (and also MIS-type) devices, which rcquirc nearintrinsic concentrations, can be obtained. However. photovoltaic devices are the preferred choice for IR FPAs, and these carrier concentrations are just optimal for photovoltaic sensors. The ultimate theoretical sensitivity (diffusion limit) is determined by band-to-band recombination. and the corresponding lifetimes are given by the Auger process. It turns out that in the Auger limit, the sensitivity is the highest and independent of the carrier concentration, while a sharp drop due to tunnelling onset occurs at still higher concentrations towards 10" cm.'.
MATERIAL PROPERTIES

Properties of Lead Chalcogenides
The lattice constants of the lead chalcogenide (IV-VI) compounds are 8 per cent to 20 per cent larger than those of silicon. A large number of misfit dislocations that are formed at the interface during growth, lead to a considerable density of threading dislocations which extend to the surface. However, devices fabricated in IV-VI compounds are quite forgiving as regards to material quality, and good sensitivities can be obtained eveh in layers with rather high dislocation densities. This is partly due to their ionic NaCl crystal structure, and the large permittivities of the IV-VI layers which shield the electric fields caused by defect^'.^. This is contrary to the zinkblende type Hgl.,Cd,Te or InSh materials. 
IIa-Fluoride Buffer Layers
A group IIa fluoride buffer layer was used in the fint trials to grow epitaxial IV-VI layers on silicon9. In the 1970s, ~o l l o w a~, ' "~~e t al. successfully grew device quality epitaxial IV-VI layers on cleaved (1 11) surfaces of BaF2 crystals, and fabncated metal-semiconductor photovoltaic PbTe and Pbl,SnxSe dev~ces in the layers. In add~tton, ~t was found in the early 1980s by different groups that CaFz can be grown on sl~icon'~ by MBE. Due to all such research, the first buffer layers used for IV-VI growth on sillcon(ll I) was a CaF21BaFZ stack. Later, it turned out that a single CaF2 layer suffices. This is fortunate if wet chemrcal techniques are employed to delineate the sensors slnce BaFz (but not CaF2) 1s soluble in water. In some cases, the buffer may even be omitted completely1'.
Thermal Expansion Mismatch 6
Dislocation Glide substrates are used. It was found that the thermal mismatch strain relaxes due to glide of dislocations. On each temperature ~h a n~e '~* '~, the threading ends of misfit dislocations are able to move on the {I001 primary glide planes (which are inclined by 54' wrt the layer surface) over appreciable distances (as high as centimeters!). The undistorted crystal structure is restored after the dislocation has glided across the complete layer thickness; a monoatomic surface step only remains. A strain relaxation after each larger temperature change is essential, otherwise the layers would crack and be of no use for devices. Fortunately, the structura1 quality of epitaxial IV-VI layers on silicon(l1l) is not appreciably distorted even after many temperature cycles up to 80K (the operation temperature of many IR FPAS)". In addition, the threading ends may annihilate when glide under the influence of mechanical strains (as introduced by the thermal m~smatch strains which build up on each temuerature change). Considerable reductions in -.
threading dislocation densities were observed after repeated heating cycles. With such cycles, dislocations moved over distances of several The problem of thermal expansion mismatch centimeters, and it was possible to reduce the between the epitaxial N-VI layers and silicon is threading dislocation (i.e. the threading not severe as long as (1 1 1)-oriented silicon ends of the misfit dislocations which intersect and end at the surface) from the range 10' cm" to 1.10~ ~m -~. The strain relaxation happens on each temperature cycle, including each cool down to cryogenic temperature where the sensor operate.
Even after 1400 such cooling cycles between room temperature and 77K, dislocation glide occurred on each temperature cycle, and the strain hardening stays limited.
X-Ray Linewidth6 Dislocation Densities & Hall Mobilities
Typical layers are about 3 pm-5 pm thick and have mirror smooth surfaces. Typical X-ray rocking curve line widths P range between 60 arc-s and 200 arc-s. This corresponds to threading dislocation densities (p) of 10~cm'~ to 10' cm-', as verified by etch-pit counting " or using the standard formula:
where b is the length of the Burgers vector. The threading dislocation density is also given by the low temperature Hail mobilities. As already stated by ~l l~a i e r '~. ' ' in the 1950s, the low temperature (< 10K) saturation Hall mobilities @, @) in IV-VI layers are entirely due to dislocations, and not by ionised impurity scattering (as in the technically important diamond-or zinkblende-type semiconductors). These low temperature mobilities are therefore proportional to the mean spacing sdir = 1 1 6 of the dislocations, and the proportionality constant was deduced by Allgaier in crystals with p down to 10' A similar relationship was verified for epitaxial IV-VI on silicon layers and p in the range19 2.10~ to 5.10' The typical range of the low temperature mobilities for as-grown PbTe and Pbl.,Sn,Se layers on silicon(l1 I) is 60000 c m 2~s to 400000 cm2/Vs.
MBE GROWTH PROCEDURES
The fluoride and IV-VI layers are grown in a 2-chamber MBE system. The C e buffer layer is deposited in the first chamber. A careful preparation of the silicon(ll1) surface is essential to obtain h~gh quality layers. For the growth on active sllicon chips containing ROICs, the maximal sample temperature must not exceed 450 OC due to the aluminium metallisation. The substrates are cleaned with solvents, and the remaining oxide layer on the unprotected areas, onto which epitaxial growth occurs, is removed by dipping into H F or N H P for a few minutes. This creates a hydrogeh-terminated surface which remains stable for at least 10 min, the time needed until the substrates are transferred into the load-lock of the MBE system. The samples are slowly heated to 450 *C, and C a is deposited at few monolayers per minute. The layer thickness is restricted to below 3 nm, i.e. below the critical thickness for generation of misfit dislocation. After the growth, the layer is transfe-rred to the second chamber where the NGS is deposited. Solid binary sources containing PbTe, PbSe, andlor SnSe are used. Since p-type conductivity is needed for the sensor material, a slight chalcogen' excess is maintained with an additional chalcogen flux (Se. or Tez), again by evaporating solid materials. Growth starts at 450 "C at a low rate [the TV-VI grow 3-D on the buffer layer], the temperahue is lowered by 100 O C after a continuous layer has formed and the growth mode has transformed to 2-D. A typical layer thickness is 3 pm-5 pm and is grown at a rate up to 1 p*r.
PHOTOVOLTAIC INFRARED DEVICES
Schottky Barrier Sensors
The first photovoltaic IV-VI IR sensors were fabricated by ~o l l o w a~'~. " , el al. in 1970, in layers grown on BaF2(1 11) substrates. These were of the Schottky barrier-type with lead evaporated as a blocking contact on p-conducting PbTe. The lead inverts the surface region, the barrier height (@b), therefore approximately corresponds to the band gap. The devices fabricated on silicon substrates follow the same technique. The first devices were demonstrated in 1985 using a CaF21BaF2 buffer layer9 and HWE (hot wall epitaxy) for growth of PbTe.
A typical cross-section is shown in Fig. 1 . An insulator layer (e.g. SiO or a polyimide) is deposited to insulate the fan-out from the IV-VI materials, and ohmic contacts are applied with sputtered platinum or electrodeposited gold. The Flgnre I(.). Schtmatic -00 of a pbotovdtde Scboftlry barriu and p-n+ lead ch8lcogenlde on Si IR sensor.
deposition procedure of the lead (Pb) layer as well as the condition of the surface of the IV-VI materials are critical to obtain high quality sensors. Lead can be deposited in a separate high vacuum system, or directly in the MBE growth chamber after the IV-VI layer has cooled to near-room temperature. Staggered linear arrays with 50 pm-150 pm pitch contaming up to 256 sensors were fabricated using PbS, PbTe, Pbl.,Euse, PbS1,Se,, PbSe and Pbl.JnJe on silicon(l11) substrates. The corresponding cut-off wavelengths range7" from 4 pm to 14 pm at 77K. The sensors operate near the reflection-loss-limit, and typical external quantum efficiencies are above 50 per cent. Illumination is from the backside through the IR transparent buffer layer and slllcon substrate. No surface passivation and no antireflection coating has been used up to now. Figure 2 shows two images of parts of a typical device containing 256 sensors on a 25 pm pitch, while the fan-outs are broadened to 150 pm pitch for easy bonding to the read-out chip.
Properties of Schottky Barrier Sensors
There is ne problem to obtain high quantum efficiencies, and the distribution of the efficiencies in large arrays is quite homogenous7.'. The sensitivities are determined by the leakage currents. where j is the current density, V the voltage, n the ideality factor, q the electronic charge and k the Boltzmann constant..,For Schottky barrier diodes, jo(T) is mainly determined by @band the effective Richardson constant A* as where h is the Planck constant, and m* is the effective mass2. The saturation current density jo should therefore become very small at low temperatures. Usually (differential) resistance-area product values at zero bias &A (RoA = nkT/qio) are measured and plotted versus 1/T rather than jo. These RoA should increase exponentially with inverse T.
However, the experimental RoA do not increase with exp(-qQdkT) down to the lowest temperatures, but deviate below a certain temperature. Figure 3 shows an example for a PbTe-on-silicon device. Here, the theoretical values are followed up to 150K. This despite the dislocation density in the layer was as high as 2.10~
These devices therefore operate at the ultimate llmit with thermoelectric cooling (>laOK).
The temperature where the &A values start to devlate from the Schottky theory are determined by the material quality and the processing of the devlces. An elegant model to describe this dev~ation for Schottky barrier devices has been Introduced by Werner and Giittler by assuming that the Schottky follows that the dislocation density should be below barrier has not a constant value, but a Gaussian 2 x lo6 cm-2 in order that dislocations do not distributionz0 of width a (Schottky barrier dominate .the actual &A values. Dislocation fluctuations). The model led for the first tlme to a densities in this range are obtainable after proper near-perfect fit for the Pb,.,Sn,Se on silicon treatment of the layers. Schottky barrier diodes over the whole temperature range of interest both for RoA and ideality factor (n) I*K IYK WI versus temperature2'. A typical mean fluctuation o , R 1s 35 meV. The smaller the a, the higher is the saturation value of RoA at low temperatures.
Correlation with Material Properties
It was found that the maximal &A values are determined by the dislocation densities (p). In  Fig. 4 , the saturation values of the Ro.4 products for various Pbl,Sn,Se-devices are plotted versus p. An inverse linear dependence is observed: &A ac 1/p. This dependence is easily explained assuming that each dislocation which ends in the active area gives rise to a shunt resistance. Its value can be deduced from the experimental data in Fig. 7 , and amounts to 
Fabrication & Properties of PbTe p-ni Junction Sensors
The theoretical ultimate sensitivity (diffusion limit with band-to-band recombination) is higher in p-n junctions than in Schottky barrier diodes.
Abrupt n ' ( b i~m u t h -d o~e d ) -~ juhcti&
were recently with MBE. Typical diode areas were cm2 to cm2. Diodes with different areas were used to ensure that the observed behaviour was due to area and not due to circumference effects for the device processing used.
A nearly-linear 1/c2 versus V behaviour was found, which proves that the junction is (nearly) abrupt and interdiffusion is small. The ideality factors n found experimentally from the forwardj-V curves were 2 in most cases. These therefore correspond not to a diffus~on-limited, but to a g-r-limited performance. respectively, and n, [approximately proportional to exp(-E,/2kT)] the intrinsic carrier concentration. All quantities in the equation except T , . , are known. Therefore T~., can be determined from the experimental values: T , . , = 0.1 ns and 0.5 ns are deduced for the two devices. The corresponding diffusion lengths are: p-n diodes are therefore determined by the dislocation densities.
THERMAL IMAGING WITH
PbSnSe-on-Si LINEAR ARRAYS
Linear arrays as shown in Fig. 2 were used to setup a laboratory-type IR camera. To demonstrate the operability, 128 sensors of the h e a r arrays were mated with two read-out chips to obtain images with 128 pixels per row. For the second using Einsteins relationship for non-degenerate image dimension, the columns were accessed with statistics (D the diffusion coefficient, p the Hall a flipping mirror, The sensor arrays were hybridly mobility). The corresponding numerical values are connected to read-out signal processing chips, A L = 0.7 pm and pm (the 3000 CMOS/JFET process was used, For each cm2/vs, asmeasured typically at 18% was used for a charge integrator collects the the calculations).
photogenerated charges over a certain preset time The measured low temperature saturation and individual offset corrections as well as multiple mobility for the layers used were p,., = 60000 correlated sampling to reduce the read-out noise is c r n 2 /~s and 140000 cm2/Vs, from which p of 1.4 x employed2' (Fig. 6 ). The generated signals are then 10' cm-2 and 3.10' ~m -~, or mean spacings (L) fed to a common output. Each chip consists of 64 between dislocations of 0.8 pm and 1.8 pm arc similar channels24. Further processing, background deduced for the two samples. These are just the subtraction and correction of .the fixed-pattern values obtained from the minority carrier lifetimes noise, is performed digitally. Typical integration in the depletion region. The performance of these times per line were 100 ps. images obtained. The temperature resolution is about 0.3K, most of the noise is due to pick-up of the unopttmised setup. Without this additional noise, the resolution at the output of the read-out chip would allow 0.03K temperature resolution.
2-D ARRAY ON ACTIVE SUBSTRATE
The chip with an active ROIC consists of 128 x 96 pixels with a 75 pm pitch. It was realised with a CMOS technique on silicon(l1 I). As sensor material, PbTe was chosen for the MWiR. Each sensor pixel is connected to an access transistor, and the gates of these transistors are connected, line-by-line, to a de-multiplexer integrated on the chip. The columns are fed out in parallel and can be hybridly connected.with signal processing chips of similar type as described above. Figure 8 
COMPARISON WITH OTHER NARROW GAP SEMICONDUCTOR IR SENSOR ARRAYS
The theoretical ultimate sensitivities are about the same for different NGS families like Hgl,CdxTe or lead chalcogenides under similar conditions (band gap, operation temperature). Both MCT and lead chalcogenide (mainly Pbl.Jn,Te) technologies were developed for IR sensor applications with comparable efforts until the end of 1970s. At that time, it was decided that it does not make sense to develop two materials in parallel, and the IV-VI compounds were dropped. Reasons for this decision were the large permittivities of the IV-VI compounds which make the devices slower, the larger thermal expansion coefficient of the IV-VI compounds which makes the hybrid connection to silicon more difficult, and because bulk IV-VI materials are extremely soft. While these arguments might have been obvious at that time when mainly scanning systems were anticipated, they no longer hold for 2-D staring arrays with photovoltaic sensors. Moreover, one might argue in retrospect that the decision was unfortunate since it turned out that MCT was extremely difficult to develop and had some drawbacks. The IV-VI sensor arrays are able to compete with MCT in each of the important aspects7.'. The material technol6gy is much easier with the IV-VI compounds than with MCT, and the IV-VI sensors can withstand higher temperatures.
under most operation conditions. However, these As described above. the thermal expansion densities allow to use quite thin layers (a few mismatch does not impede fabrication of high micrometer), which facilitate microlithographic quality layers and IR sensors on silicon(ll1). The mesa-delineation on active silicon substrates. For high permittivities of the IV-VI compounds do not pose problems for staring F P k -b u t have the other NGS on (passive) silicon substrates, much a d v a n t a g e t o s h i f t t h e p p t i m a l c a r r i e r larger thicknesses are needed. concentrations for photodiodes (the sensitivity is ultimately limited by Auger recombination) to near two decades higher values than in MCT. These rather high doping levels are easily controlled. In addition, the high permittivities shield the electric field of charged defects. Higher quality devices are therefore obtained in lower quality material, the IV-VI compounds are forgiving. The optical absorption is so strong in the IV-VI compounds that layers of only 2 pm-3 pm suffice to obtain a near-reflection loss limited quantum efficiency.
With a dislocation density, p = 2.10~ cm", the theoretical sensitivity limit for P b~e Schottky barrier sensors was obtained up to 150K (A,=4.6 pm at 150K). p = 1 .I 0 6~m -3 have already been obtained in the IV-VI-on-silicon layers. By fabricating devices onto such layers with p = 1 . 1 0~ cm-', the theoretical sensitivity limit would be obtained up to 80K for PbSe Schottky barrier sensors (A, = 7 pm at 80K). For PbTe p-nt junctions, the theoretical performance (diffusion limit) is higher than with Schottky barrier devices; with a similar
The quality of the IV-VI devices described p (1.10~ cm-'), the diffusion limit would be here was limited by the rather high dislocation followed up to 180K. Therefore, a rather small effort would suffice to make the IV-VI-on-silicon densities in the range 1 0~c m '~ to 108cm-'. It is sensor at the theoretics, surprising that devices at these high dislocation limit under ooeration and hence
. . levels still work satisfactorily, although their technically even competitive to the best currently performance is far below their theoretical limit available techniques.
